Asic Verification And Validation Engineer

ASIC validation, simulation debug, and automation shape this Qualcomm Canada ULC engineering opportunity. Use Python, SystemVerilog, and UVM on advanced products.As a Senior Verification Engineer, you will contribute to IP and SoC development through verification, validation, implementation, and documentation activities. Qualcomm’s HSI Digital Design Verification team develops high speed SerDes technology supporting connected compute, memory, storage, and networking systems. You will improve verification methodologies, processes, and infrastructure while coordinating tasks with team members. The work includes post-silicon bringup and mixed signal validation.Key Responsibilities:
Develop automation and scalable verification infrastructure solutionsEnhance verification methodologies, processes, and maintainabilityBring up simulations and debug root causesValidate digital and analog mixed signal interactionsLead, plan, and coordinate tasks with team membersRequirements:
PhD in Science, Engineering, or related fieldSystemVerilog and UVM proficiency with testbench developmentConstrained random verification and functional coverage experienceTools experience with Python, Perl, C/C++, and GNU MakeOwnership, adaptability, and effective technical communicationUse ASIC validation, automation, and verification expertise to improve scalable development at Qualcomm Canada ULC.
#J-18808-Ljbffr