Soc Physical Design Implementation Lead
Advanced Micro Devices, Inc.
WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.
Together, we advance your career.THE ROLEWe are seeking a seasoned SoC Physical Design Implementation Lead to own full-chip physical design strategy and execution for AMD’s next-generation Instinct AI and data center processors. This role spans complex SoC architectures with chiplets, 3D stacking, and advanced nodes (3nm/2nm), requiring deep expertise in PPA optimization and sign-off. You will drive methodology innovation, including AI-driven and data-driven automation, while collaborating closely with global SoC teams to deliver industry-leading performance and efficiency at scale.
THE PERSONYou combine deep technical mastery with the ability to influence and collaborate across global teams. You thrive in complex problem-solving environments and embrace data-driven approaches and emerging technologies. Your communication skills let you clearly articulate design trade-offs and rationale. You are passionate about advancing the craft—whether through internal trainings, technical publications, or presenting at industry conferences—and you bring curiosity, adaptability, and resilience to a fast-paced environment where innovation and execution excellence go hand in hand.
KEY RESPONSIBILITIES
Lead SoC-level Physical Design strategy and execution for large, complex chips, including floorplanning, placement, CTS, routing, timing sign-off, and tapeout as part of the Instinct Physical Design team.
Drive power optimization, PPA closure, and sign-off for advanced nodes (3nm/2nm) on multi-chip architectures with chiplets and 3D stacking.
Develop and implement advanced physical design methodologies, including AI-driven and data-driven automation, to accelerate design convergence and productivity.
Collaborate with cross-functional SoC, architecture, and verification teams to ensure performance, quality, and schedule goals are met.
Provide technical leadership and mentorship, influencing best practices across physical design teams while continuously improving flows and execution efficiency.
PREFERRED EXPERIENCE
Experience with advanced process nodes, including 3D stacking and integration technologies.
Strong, hands-on expertise in place & route (P&R), static timing analysis (STA), clock distribution, physical verification, and chip-level integration.
Proven ability to implement power optimization strategies and achieve PPA closure on large SoCs.
Advanced knowledge of CAD tools from Synopsys, Cadence, and Siemens (Mentor Graphics).
Practical experience applying AI or ML techniques, AI-assisted tools, or data-driven automation to improve physical design quality and efficiency.
Skilled in scripting languages such as Tcl, Perl, and Shell for automation and productivity.
Demonstrated capability as a self-starter, independently delivering complex, time-critical technical solutions.
ACADEMIC CREDENTIALS
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or equivalent preferred.
#LI-MO2Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s "Responsible AI Policy" is available here.
This posting is for an existing vacancy.
#J-18808-Ljbffr
Together, we advance your career.THE ROLEWe are seeking a seasoned SoC Physical Design Implementation Lead to own full-chip physical design strategy and execution for AMD’s next-generation Instinct AI and data center processors. This role spans complex SoC architectures with chiplets, 3D stacking, and advanced nodes (3nm/2nm), requiring deep expertise in PPA optimization and sign-off. You will drive methodology innovation, including AI-driven and data-driven automation, while collaborating closely with global SoC teams to deliver industry-leading performance and efficiency at scale.
THE PERSONYou combine deep technical mastery with the ability to influence and collaborate across global teams. You thrive in complex problem-solving environments and embrace data-driven approaches and emerging technologies. Your communication skills let you clearly articulate design trade-offs and rationale. You are passionate about advancing the craft—whether through internal trainings, technical publications, or presenting at industry conferences—and you bring curiosity, adaptability, and resilience to a fast-paced environment where innovation and execution excellence go hand in hand.
KEY RESPONSIBILITIES
Lead SoC-level Physical Design strategy and execution for large, complex chips, including floorplanning, placement, CTS, routing, timing sign-off, and tapeout as part of the Instinct Physical Design team.
Drive power optimization, PPA closure, and sign-off for advanced nodes (3nm/2nm) on multi-chip architectures with chiplets and 3D stacking.
Develop and implement advanced physical design methodologies, including AI-driven and data-driven automation, to accelerate design convergence and productivity.
Collaborate with cross-functional SoC, architecture, and verification teams to ensure performance, quality, and schedule goals are met.
Provide technical leadership and mentorship, influencing best practices across physical design teams while continuously improving flows and execution efficiency.
PREFERRED EXPERIENCE
Experience with advanced process nodes, including 3D stacking and integration technologies.
Strong, hands-on expertise in place & route (P&R), static timing analysis (STA), clock distribution, physical verification, and chip-level integration.
Proven ability to implement power optimization strategies and achieve PPA closure on large SoCs.
Advanced knowledge of CAD tools from Synopsys, Cadence, and Siemens (Mentor Graphics).
Practical experience applying AI or ML techniques, AI-assisted tools, or data-driven automation to improve physical design quality and efficiency.
Skilled in scripting languages such as Tcl, Perl, and Shell for automation and productivity.
Demonstrated capability as a self-starter, independently delivering complex, time-critical technical solutions.
ACADEMIC CREDENTIALS
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or equivalent preferred.
#LI-MO2Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s "Responsible AI Policy" is available here.
This posting is for an existing vacancy.
#J-18808-Ljbffr
Vacancy posted 59 minutes ago
Similar jobs that could be interesting for youBased on the Soc Physical Design Implementation Lead in Winnipeg, MB vacancy
- Qualcomm Canada ULC is seeking a senior ASIC Physical Design engineer to lead end‑to‑end PD flows for SoCs and retimers. You will collaborate with front‑end, analog/SerDes, DFT, and packaging teams to drive tapeouts and ensure design convergence. The role requires strong experience...Suggested
$124.2k - $174.2k per year
...Engineering Group ASICS Engineering General SummaryAs a leading technology innovator, Qualcomm pushes the boundaries of... ...PositionWhat You'll Do Lead and execute end‑to‑end Physical Design flow for SoC and retimer ASICs, including: Floorplanning Clock Tree...ImplementationRemplacementWork from home- ...shaping the future.Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every... ....The Role As a Senior Design Lead, you will be responsible... ...architecture, verification, and physical design. This role offers flexibility...SuggestedFull timeInternship
- Sargent & Lundy, L.L.C. in Canada seeks a Substation Physical Project Designer to work with a project team of engineers and other designers on high and extra high voltage substation design. You will prepare and review substation drawings such as General Arrangement, Electrical...Suggested
$86k - $186k per year
...to work at Microchip because we help design the technology that runs the world.... ...simulation, integration, verification, implementation, and product issues; lead root-cause analysis within approved... ...Engineering, Computer Science, Physics, or a related field with 10 or more...Implementation- Cisco Systems Canada Co. in Vancouver area seeks an experienced Physical Design Engineer to drive fullchip floorplanning, timing and power integrity. You will collaborate with RTL, DFT and EDA teams to optimize silicon performance, density, and efficiency for AI-enabled hardware...
$129.6k - $179.6k per year
...ASICS EngineeringGeneral Summary: As a leading technology innovator, Qualcomm pushes the... ...Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high...Work from home$86k - $186k per year
...at Microchip because we help design the technology that runs the... ...feature sets, describe design and implementation details into engineering... ...timing analysis.Worked with physical design teams for layout implementation... ...plans, and an industry leading IESPP program with a 6-month...Implementation- ...outcomes. You will partner closely with RTL, Physical Design, Methodology, and CAD teams to translate... ...mutual respect.Key Responsibilities Lead engineer driving PPA improvements for... ...in taping out 3nm, 5nm, 7nm and/or 16nm SOC.Working experience on CAD tools from Synopsys...Internship
$120k - $135k per year
...identity verification and industry-leading fraud protection. Connecting... ...day — across both digital and physical environments. As the... ...You Will Work With:The vacant SOC Engineering, Lead role will report... ...containment activities. Oversees the design, development, tuning, and...Temporary workInternshipSecond jobImmediate startFlexible hours- ...architecture to carry forward. THE ROLEWe're looking for a Lead SoC Architect to own the SoC architecture surrounding our CPU... ..., make the system-level trade-offs, and work across design, verification, physical design, and software to see them through. What You Will...
$200k - $250k per year
...requirements. Discover more at . Role OverviewAstera Labs is seeking a Physical Design Engineering Director to lead a team of physical design engineers at our Toronto site, driving the implementation of connectivity ASICs within our Signal Connectivity Group. This group...ImplementationFlexible hours- ...processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD... ..., we’ll advance your career. THE ROLE:Implementing and supporting Synthesis and Place & Route Flows for a world-class Physical Design team working on IC’s targeted for Gaming...ImplementationInternship
- Microchip Technology Inc. in Burnaby, BC, invites an experienced Principal Engineer-Design to lead semiconductor architecture, RTL, and circuit design across development stages. The role requires 10+ years in semiconductor or electronic design and involves defining technical...Internship
- Lead physical design for high-speed connectivity ASICs as Astera Labs’ Physical Design Engineering Director, fully on-site in Toronto.You will guide implementation from RTL to GDSII for PCIe retimers, Ethernet retimers, and signal conditioning solutions. The role combines hands...Implementation
- ...we’d love to meet you. Role Overview: We are hiring an Implementation Lead to join our team and own how merchants go live on Reactiv. You... ...improved through product enhancements. Partner with Reactiv’s design team on merchant design reviews and app design sign-off....ImplementationLong term contractContract work
- ...AMD's IOHUB team is seeking a Principal ASIC Design Engineer to provide technical leadership for next-generation IP development across server, data center, client, and embedded markets. You will shape architectures, mentor engineers, and drive design strategies that enable...
- Advance AWS custom silicon through SoC verification, constrained-random simulation, and hardware-software interface coverage in Madrid.... ...AWS data centers, including Inferentia and Trainium systems. As a Design Verification Engineer, you will verify high-speed I/O and scale-up...
- ...your engineering career with Tenstorrent as a Digital Design Engineer specializing in high-performance AI SoC. In this hybrid role, you will help architect next-... ...standards. Key Responsibilities: • Define and implement custom IP and SoC architecture • Optimize designs for...
- ...Elevate your career with Act Digital as an L3 SOC Analyst specializing in incident response, located in Montreal. This role supports clients... ...post-incident reporting. Key Responsibilities: Lead the response to advanced persistent threats Monitor and analyze...Remote workFlexible hours
- ...future of computing as a Graphics Processor Physical Design Engineer at AMD. Focus on innovative... ...PPA). In this impactful role, you will lead PPA optimization efforts and collaborate... ...and RTL analysis • Hands-on expertise in SOC tape-outs across various nodes • Strong understanding...
- Elevate your career as a Physical Design Engineer with Tenstorrent, where cutting-edge AI technology meets expertise in physical implementation. This hybrid role based in Toronto, Austin, or Belgrade involves end-to-end responsibility of IP blocks. At Tenstorrent, we are...Implementation
- ...We're looking for a senior-level Lead Designer to own creative output across a digital agency's client portfolio and set the standard for all design work. You'll translate concepts, rough visual directions, and strategic goals into multiple compelling creative options,...Full time
- ...PwC Canada is seeking a Senior Associate SIEM Implementation to lead technical deliverables for SIEM deployment and security operations across cloud... ...use cases, dashboards, and SOAR workflows. Collaboration with SOC and cloud teams is essential for successful client outcomes....Implementation
$110k - $145k per year
...beautiful Vancouver, BC, backed by leading US and Canadian investors, and... ..., systems-minded Enterprise Implementation Manager to join our growing... ...sustained value. Document solution design decisions and configurations... ...Visit customers onsite to lead configuration, training and...ImplementationLong term contractShift work$157.3k per year
StackAdapt is the leading technology company that empowers marketers to reach, engage, and... .... We are looking for a Privacy Implementation Lead to help operationalize privacy requirements... ...deletion, retention, and privacy by design. Experience implementing or managing...ImplementationLocal areaRemote workWork from homeHome office- Calico is the production AI platform for teams that design, source, and manufacture physical goods. The Brand Engineer, AI Workflows leads the strategy and implementation for new customers, owning the plan from first pilot to live production and measurable improvements. In this...Implementation
- The RoleThis position leads investigations into complex cybersecurity incidents, covering containment, eradication, recovery, and root cause analysis. Responsibilities include conducting digital forensic examinations across endpoints, servers, networks, and cloud infrastructure...
- Lead ASIC physical design for Cisco Silicon One hardware, specializing in fullchip floorplanning, RTL-to-GDSII implementation, and timing closure.As an ASIC Development Technical Leader, you will shape physical design methodology within Cisco’s Common Hardware Group. Your work...Implementation
$85.05k - $129.94k per year
DescriptionAs a Substation Physical Project Designer, you will be working in a project team environment... ...project team comments. Acts as the lead while conducting field walkdowns and... ...prepares and reviews calculations. Implements work plan requirements within budget and...Hourly payFor contractorsInternship
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Soc Physical Design Implementation Lead. Be the first to apply!

