Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior RTL/FPGA Design Eng - Verilog, Vivado, CDC (Contract)

LanceSoft, Inc.

A leading semiconductor company is seeking an RTL/FPGA Design Engineer with over 15 years of experience. The ideal candidate should have a bachelor's degree in engineering or computer science and possess excellent skills in RTL design using Verilog and System Verilog. Key responsibilities include working with EDA tools and knowledge of networking standards. This contract position offers a pay range of CA$110.00/hr to CA$135.00/hr. #J-18808-Ljbffr

Vacancy posted more than 2 months ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior RTL/FPGA Design Eng - Verilog, Vivado, CDC (Contract). Be the first to apply!